Form PTO-1449 (modified)

List of Patents and Publications
For Applicant's Information
Disclosure Statement
(Use several specis if necessary)

ATTY. DKT. NO. 5181-96400

•SERIAL NO. 10/008,255

APPLICANT: Frankel, et al.

GROUP: 2123

FILING DATE: November 9, 2001

(U	se severa	al sheets if necessary)	FILING DA	TE: November 9, 2001		·	
		τ	J.S. PATENT	DOCUMENTS			
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
KD	Al	5,812,824	9/22/98	Dearth, et al.			
1	A2	5,732,247	3/24/98	Dearth, et al.	1/		,
	A3	5,881,267	3/9/99	Dearth, et al.		RE	
	A4	5,848,236	12/8/98	Dearth, et al.		/50	EIVED
	A5	6,031,987	2/29/00	Damani, et al.		FEB	8 2002
	A6	5,910,903	6/8/99	Feinberg, et al.		Thology	8 2007 Center 2100
	A7	5,850,345	12/15/98	Son			-100 × 100
	A8	6,053,947	4/25/00	Parson			
	A9	5,870,585	2/9/99	Stapleton			
	A10	5,751,941	5/12/98	Hinds, et al.			
	A11	5,634,010	5/27/97	Ciscon, et al.			
	A12	6,117,181	9/12/00	Dearth, et al.	1		
	A13	5,519,848	5/21/96	Wloka, et al.			
	A14	5,442,772	8/15/95	Childs, et al.			
	A15	5,339,435	8/19/94	Lukin, et al.			_
	A16	4,456,994	6/26/84	Segarra	1/		
	A17	5,625,580	4/29/97	Read, et al.	1/		
	A18	5,715,184	2/3/98	Tyler, et al.			
	A19	5,794,005	8/11/98	Steinman			
	A20	5,907,695	5/25/99	Dearth			
	A21	4,821,173	4/11/89	Young, et al.	1		
	A22	4,937,173	6/26/90	Kanda, et al.	1		
	A23	5,185,865	2/9/93	Pugh	1		
	A24	5,327,361	7/5/94	Long, et al.			- ·
	A25	5,455,928	10/3/95	Herlitz			
							1.4

EXAMINER: () WATER

A26


6,345,242

DATE CONSIDERED: 228/2005

Dearth, et al.

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not inconformance and not considered. Include copy of this form with next communication to the patent owner.

2/5/02



Form PTO-1449 (modified)

٠,		FEB 1 5 7	ng 🍝	Page 2 of 3 SERIAL NO. 10/008,255 GROUP: 2123 es, Etc.) Standard Hardware Description ence. 1998, Proceedings, 24th, vol.			
For	m PT	O-1449 (modified)	ATTY. DKT. NO. 5181-96400	SERIAL NO. 10/008,255			
List	of Pater	its and Publications	1	760			
Fo	• •	cant's Information	APPLICANT: Frankel, et al.	GROUP: 2123			
Disclosure Statement (Use several sheets if necessary)			FILING DATE: November 9, 2001	May 200			
		OTHER ART	(Including Author, Title, Date, Pertinent Page	es, Etc.)			
TSV	A28 "Rule Base Driven Conv Languages," Verschuerer 1, August 25, 1998, page		, A.C., ILLE Apiote, appears in Laterial Comer	Standard Hardware Description ence, 1998, Proceedings. 24 th , vol.			
	A29	"Modeling Communication Conference and VHDL In 16, 1998, pages 83-89.	on with Objective VHDL," Putzke, et al., IEEE Xpl ternational Use Forum, 1998, IVC/VIUF, Proceed	ore, appears in Verilog HDL ings., 1998 International, March			
	A30	"A Procedural Language I appears in Verilog HDL C 1998 International, March	Interface for VHDL and its Typical Applications, "Conference and VHDL International Use Forum, 19, 16, 1998, pages 32-38.	Martinolle, et al., IEEE Xplore, 1998, IVC/VIUF, Proceedings.,			
	A31	"The Verilog Procedural I Xplore, appears in Verilo 17-23.	Interface for the Verilog Hardware Description Lar g HDL Conference, 1996, Proceedings., 1996 Inter	guage," Dawson, et al., IEEE national, February 26, 1996, pages			
	A32		ent for HDL Verification," York, et al., IEEE Xploadings., 1995 International, March 27, 1995, pages				
	A33	"The PowerPC 603 C++ Verilog Interface Model," Voith, R.P., IEEE Xplore, appears in Compcon Spring '94 Digest of Papters, Feb. 28, 1994, pages 337-340.					
	A34	"Networked Object Orien pages.	ted Verification with C++ and Verilog, Dearth, et a	al., IEEE, XP-002144328, 1998, 4			
7	A35	Patent Abstracts of Japan, publication no. 10326835, published December 8, 1998.					
1	A36	Patent Abstracts of Japan, publication no. 10049560, published February 20, 1998.					
1	A37 Patent Abstracts of Japan		publication no. 10340283, published December 22, 1998.				
	A38	Patent Abstracts of Japan	publication no. 07254008, published October 3, 1	995.			
	A39	"Multiprocessing Verilog Abstract, May 30, 1994,	Simulator Exploits the Parallel Nature of HDLs." I page.	Lisa Maliniak, Electronic Design,			
1	A40	"It's A Multithreaded Wor	rld, Part I," Charles J. Northrup, BYTE, May 1992,	7 pages.			
	A41	"It's a Multithreaded Wor	ld, Part 2," Charles J. Northrup, BYTE, June 1992,	pp. 351-356.			
	A42	"Weaving a Thread," Sha	shi Prasad, BYTE, October 1995, pp. 173-174.				
	A43	"Making Sense of Collaborages.	orative Computing," Mark Gibbs, Network World	Collaboration, January 10, 1994, 4			
	A44	"Parallel Logic Simulation September 1994, pp. 255-	n of VLSI Systems," Bailey, et al., ACM Computir 294.	ng Surveys, Vol. 26, No. 3,			
	A45	"Multithreaded Language IEEE, Vol. 81, No. 2, Feb	s for Scientific and Technical Computing," Cherri oruary 1993, pp. 288-304.	M. Pancake, Proceedings of the			
JP	A46	"Distributed Simulation A Presentation by Freyense	Architecture, SW Environment, Enterprise Server P	roducts," Purdue EE400			

EXAMINER:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.



Form PTO-1449 (modified) ***

ATTY. DKT. NO. 5181-96400

SERIAL NO. 10/008,255

List of Patents and Publications For Applicant's Information Disclosure Statement (Use several sheets if necessary)

APPLICANT: Frankel, et al.

GROUP: 2123

FILING DATE: November 9, 2001

(Use sev	eral sheets if necessary) FILING DATE: November 9, 2001					
	OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)					
38 A4	"BNF and EBNF: What Are They And How Do They Work?," Lars Marius Garshol, October 12, 1999, pp. 1-10.					
A4	 A48 "VCK: Verilog-C Kernel," Testbench Automation, Distributed by Verilog Simulation, Hardware-Software verification, 2001 Avery Design Systems, Inc., 8 pages. A49 "Principles of Verilog PLI," Swapnajit Mittra, Silicon Graphics Incorporated, 1999, 10 pages. 					
A4						
A5	"IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language," IEEE, December 12, 1995, 8 pages.					
. A5	"OpenVera 1.0, Language Reference Manual," Version 10, March 2001, pp. 4-1 to 4-34, pp. 5-1 to 5-32, 6-1 to 6-22, 7-1 to 7-24, 11-1 to 11-50, 12-1 to 12-8, 13-1 to 13-14, 14-1 to 14-20, 15-1 to 15-118.					
A5	"VLSI Designe of a Bust Arbitration Module for the 68000 Series of Microprocessors," Ososanya, et al., IEEE, 1994, pp. 398-402.					
A5	"A VHDL Standard Package for Logic Modeling," David R. Coelho, IEEE Design & Test of Computers, Vol. 7, Issue 3, June 1990, pp. 25-32					
SP A5	"Corrected Settling Time of the Distributed Parallel Arbiter," M.M. Taub, PhD., IEEE Proceedings, Part E: Computers & Digitals, Vol. 139, Issue 4, July 1992, pp. 348-354.					
	RECEIVED FEB 2 8 2002 Technology Center 2100					
	Technology Cent					
	2100 Taller 2100					

EXAMINER:

DATE CONSIDERED: 2/28/2006

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.